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Abstract—As capacity and complexity of on-chip cache memory hier-
archy increases, the service cost to the critical loads from Last Level
Cache (LLC), which are frequently repeated, has become a major
concern. The processor may stall for a considerable interval while
waiting to access the data stored in the cache blocks in LLC, if there
are no independent instructions to execute. To provide accelerated
service to the critical loads requests from LLC, this work concentrates
on leveraging the additional capacity offered by replacing SRAM-based
L2 with Spin-Transfer Torque Random Access Memory (STT-RAM)
to accommodate frequently accessed cache blocks in exclusive read
mode in favor of reducing the overall read service time. Our proposed
technique partitions L2 cache into two STT-RAM arrangements with
different write performance and data retention time. The retention-
relaxed STT-RAM arrays are utilized to effectively deal with the regular
L2 cache requests while the high retention STT-RAM arrays in L2 are
selected for maintaining repeatedly read accessed cache blocks from
LLC by incurring negligible energy consumption for data retention. Our
experimental results show that the proposed technique can reduce the
mean L2 read miss ratio by 51.4% and increase the IPC by 11.7% on
average across PARSEC benchmark suite while significantly decreasing
the total L2 energy consumption compared to conventional SRAM-
based L2 design.
Index Terms—Non-volatile memory, STT-RAM retention relaxation, last
level cache, energy overhead reduction, read service time, critical loads
1 INTRODUCTION
THE increasing bandwidth demand of currentmemory-intensive applications incurs significant
data movement that negatively impacts off-chip band-
width, on-chip memory access latency, and energy con-
sumption [1] [2] [3] [4]. To reduce data transfer between
on-chip and off-chip memory components, commercial
multi-core systems utilize multi-level cache methodol-
ogy [5] [6] [7] whereby fast, low-capacity, and high
leakage power SRAM arrays are employed in the upper-
levels of cache, i.e. L1 and L2, while large, low leakage
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power and high refresh demand eDRAM is placed in
LLC. The employment of relatively spacious SRAM ar-
rays as L2 cache design in the middle of cache hierarchy
results in two major challenges: 1) leakage: the high leak-
age power characteristic of SRAM cells results in exces-
sive power budget [8], and 2) area: capacity constraints
induced by the SRAM cell footprint prevent favorable
residency of the working set to reside close to the active
core [9] [10]. The negative effect of aforementioned issues
is exacerbated with the high dynamic power dissipation
incurred to drive on-chip interconnects while exchang-
ing data [11] [12].
While other recent works have made significant ad-
vancement to optimize eDRAM LLC (L3 in this work)
[13] [14], in this paper we concentrate on applying new
insights regarding working set behavior to optimize L2
cache using a heterogeneous STT-RAM. STT-RAM offers
a promising alternative solution to take the place of area-
inefficient and high leakage power SRAM technology.
STT-RAM is well-known for its non-volatility and near-
zero standby power while offering at least 3x to 4x
area savings compared to SRAM [15] [16]. This work
is an initiative study to answer how much performance
gain and energy reduction can be achieved by replacing
the conventional SRAM-based L2 with STT-RAM. To
maximize the benefit of extra capacity realized by this
replacement, we have proposed a novel technique called
Read Reference Activity Persistent (RRAP) strategy that
accelerates the service to critical requests while also
efficiently manages regular L2 cache requests. Essen-
tially, the loads and stores exhibit different levels of
criticality in the processor. While the stores requests can
be postponed through buffering before cache or mem-
ory commitment, the loads requests demand immediate
treatment to maintain the stalls within an acceptable
delay period in pipelined processors [17].
However, the cache memory shortage to maintain
continuously expanding working sets close to the core
causes the performance degradation or increased miss
ratio. This degradation is exacerbated by introducing
more cache levels with larger LLC capacity. For instance,
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2the transfer latency for a cache block from L2 to L1
in hyper-threaded Pentium IV is 18 cycles, while this
latency goes up to 360 cycles for data movement between
main memory and L2 [18]. Thus, the processor may stall
for a long time to access the data stored in the cache
blocks in LLC if there are no independent instructions
to execute.
To provide accelerated service to the critical loads re-
quests from LLC, RRAP technique targets Immense Read
Reused Access (IRRA) blocks that remain unchanged to
be brought from LLC to hybrid L2 cache design in favor
of reducing read miss ratio in L2, which in turn causes
the reduction of overall read service time.
To accomplish this, RRAP initially employs a strategy
to exploit the non-volatility of STT-RAM for storing
reused lines by read operations. Second, it takes ad-
vantage of retention-relaxed STT-RAM having improved
write performance to manage regular cache requests
while maintaining the high cache utilization offered by
SRAM. Compared to the existing works, this paper
provides the following contributions:
• new insights regarding the distribution of read
reused cache blocks within cache for PARSEC 2.1
suite benchmarks,
• a low-conflict in-situ monitoring mechanism to track
LLC traffic and autonomously copying the exclusive
read reused lines to upper-level High Retention STT-
RAM Cache (HRSC) of each core,
• improve the overall read service time by accelerat-
ing the service to the critical loads versus stores,
• identify preferred designs for Low Retention STT-
RAM Cache (LRSC) configuration by comprehen-
sively evaluating the candidates in terms of energy
consumption and performance delivery, and
• optimization strategies for balancing workload life-
time performance versus energy reduction from di-
minished write latency.
The remainder of the paper is organized as follows:
The technology trends for cache organization are intro-
duced in Section 2. Section 3 identifies the motivation
behind the RRAP strategy. Section 4 presents the tech-
nical approach and the details of the proposed method.
We summarize RRAP experimental results in Section 5.
The related works are discussed in Section 6. Section 7
concludes the paper.
2 BACKGROUND ON TECHNOLOGY TRENDS
FOR CACHE ORGANIZATION
The deployment of large SRAM in favor of the perfor-
mance improvement comes with the cost of increased
energy consumption and high area overhead. To ad-
dress this issue, the researchers started to look into
the alternative solutions which offer the higher energy-
efficient, cost-effective, large-capacity, and competitive
read/write operation speed compared to the traditional
SRAM arrays as illustrated in Fig. 1.
The embedded DRAM (eDRAM) is one of the promis-
ing solutions pioneered in the design of on-chip memory
hierarchy. As depicted in Fig. 1 (b), the eDRAM cells
are arranged in a two-dimensional array whereby each
storage capacitor is connected to the bitline wire through
the access transistor. Even though the employment of ca-
pacitor for maintaining the logic value has significantly
saved the area compared to the SRAM utilizing 6 tran-
sistors per bit cell, the eDRAM technology suffers from
high dynamic energy consumption due to mandatory
periodic refresh required to keep the stored value in the
valid state [19]. It has been reported in [20] that refresh
scheme contributes around 70% to the overall energy
consumption in LLC. Furthermore, the periodic refresh
operation limits the CPU accesses to the eDRAM arrays
which leads to typically deployment of the eDRAM as
LLC by the memory designers.
Another promising alternative solution to replace with
SRAM is STT-RAM. The non-volatility and near-zero
leakage power are two prominent characteristics of STT-
RAM cell. Furthermore, the STT-RAM offers at least
3x to 4x area savings compared to the SRAM [21]. As
illustrated in Fig. 1 (c), the STT-RAM cache leverages an
extra device to drive large current for a certain period
when the write operation is issued. The high write
current and slow write operation of STT-RAM has mo-
tivated the researchers to devise the novel architectures
to overcome these new challenges while developing STT-
RAM based L2 between L1 and LLC [15] [22]. Herein,
we address all of the above issues through adjustment of
the intrinsic non-volatility characteristics of STT-RAM to
achieve SRAM-competitive performance while incurring
low energy consumption.
3 MOTIVATION
The cache lines, which are brought into a shared LLC,
can be classified into two categories, namely, non-reused
and reused cache lines. A non-reused cache line in LLC
does not experience more than one read access, while a
reused cache line is accessed from multiple cores during
its residency in the LLC. Fig. 2 illustrates the distribution
of read accesses to the cache line, in which the majority
of the LLC lines are non-reused cache lines, as indicated
by the leftmost blue column for each benchmark which
averages 50.1% across the benchmark suite 1.
Although the majority of the LLC line read accesses
are non-reused cache lines, this portion of cache space is
accessed only once for read operation purpose during
program execution which results in spending a small
fraction of time to read from the non-reused cache lines.
On the other hand, reused cache lines with high read
access rate, e.g. read more than 64 times, have experi-
enced a significant amount of program read operations,
e.g. 16.2% on average, while they only occupy 1.55% of
the entire cache space as depicted in Fig. 2 and 3.
1. The experimental setup is explained in Section 5
3Sense
Amp.
Sense
Amp.
Sense
Amp.
R
o w
 D
e c
o d
e r
Bit Line Word Line
Access
Transistor
Storage
Capacitor
Word Line
R
o w
 D
e c
o d
e r
Sense Amp.
Write Circuit
Sense Amp.
Write Circuit
Sense Amp.
Write Circuit
Bit Line
Access
Transistor Source Line
F r
e e
 l a
y e
r
P i
n n
e d
 l a
y e
r
F r
e e
 l a
y e
r
P i
n n
e d
 l a
y e
r
L o
g i
c  
1
R
o w
 D
e c
o d
e r
Sense Amp.Sense Amp.
Bit Line
Word Line
Access
Transistor
Bit bar Line
(a) (b) (c)
Fig. 1. LLC organization based on (a) SRAM, (b) eDRAM, (c) STT-RAM.
These reused cache lines can experience either read-
only access or multifaceted access, e.g. write, insert, evict.
The exclusive-read reused cache lines, whose read ac-
cesses are more than 64, account for 8.37% of the total
read accesses as shown in Fig. 4. Herein, we refer to
this group of cache lines as Immense Read Reused
Access (IRRA) blocks that remain unchanged during
program runtime. This observation motivated us to re-
design the conventional cache design in favor of IRRA
cache blocks to reduce the response time to read requests
from LLC which in turn cause overall IPC improvement.
Moreover, our goal align with the recent works that
attempt to prioritize the service to performance critical
read reused cache blocks [17] [23] [24] for achieving a
better performance.
The IRRA blocks are excellent choices to be stored into
high retention STT-RAM arrays because 1) these lines are
written once while experiencing read-only operations for
the remainder of program execution, 2) the energy and
performance overheads for accessing IRRA blocks are
small because once the IRRA block is brought to the high
retention STT-RAM array, it only will be accessed by the
read operations prior to its eviction.
The characteristics of high versus low retention mem-
ory arrays are identified in the following Section.
4 TECHNICAL APPROACH
The intuition behind RRAP is to benefit from the extra
capacity provided by replacing SRAM-based L2 with
STT-RAM to accommodate the replica of IRRA cache
lines from LLC. The proposed schematic view is illus-
trated in Fig. 5 and referred as Read Reference Activity
Persistent (RRAP) cache design, in which the service to
frequently-read cache lines of LLC is accelerated while
energy consumption is significantly amortized due to
near-zero standby power property of STT-RAM arrays.
To achieve this goal, the non-inclusive cache allocation
policy is adopted in RRAP [25]. During the program
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execution, the replica cache block in upper-level of cache
is frequently accessed, while the duplicate copy of block
in LLC remains unused. By reducing the access to the
duplicate block in LLC, this cache block will be even-
tually selected as a candidate for eviction due to the
replacement policy. However, the eviction of this cache
block must not back-invalidate the replica cache block
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in the upper-level of cache. Accordingly, the read service
time is not impacted by cache replacement policy in LLC.
In order to effectively manage regular L2 request, the
non-volatility of STT-RAM needs to be relaxed through
modulating write pulse width and write current. By
replacing SRAM with LRSC, the reduced die area pro-
vides additional capacity which can accommodate LLC
frequent read reference lines with no extra energy con-
sumption for data preservation. We have allocated this
extra space to HRSC which retains the data for 10 years.
The combination of LRSC and HRSC in an L2 structure
not only provides energy benefit, but also improves
performance as will be shown herein.
4.1 Read Reference Activity Persistent (RRAP)
Cache Hierarchy
Since the non-inclusive policy is adopted in RRAP, the
cache blocks are brought into both the LRSC and LLC
upon an LLC miss. Upon an LLC write hit, the requested
block is brought into LRSC while the replica remains
in the LLC. Likewise, the cache blocks are brought into
LRSC on an LLC read hit while the LLC still keeps a
duplicate copy of block unless the cache block belongs
to the IRRA group experiencing zero update memory op-
eration, whereby the HRSC design is chosen for copying
the requested block. Accordingly, on a read miss on L1,
the associated tag arrays in LRSC and HRSC are simul-
taneously accessed to look for the missed data block in
L2. Even though the parallel search for the missed data
block incurs more energy consumption due to enabling
two exclusive resources, the overall system performance
remains unchanged. These include decoder, tag arrays
and wordlines. The energy consumption overhead for
these resources has been considered in our simulation
results.
To achieve this, the ratio of read and write accesses to
LLC cache blocks are monitored through read and write
counters. We assign a 6-bit Read Counter (RC) and a
1-bit Write Counter (WC) to each LLC cache block, as
justified below. The RC of a cache block in LLC records
the read access history to that particular block. This
history is utilized to determine if the cache block is a
proper candidate to be copied into HRSC. We conducted
an extensive exploration to evaluate the preferred value
for the read threshold level, NRth, within our design. We
found that when NRth is small, the ratio of blocks that
must be copied into HRSC significantly increases. How-
ever, note that the limited capacity of HRSC constrains
the number of read-intensive cache blocks that can be
maintained. This results in a high ratio of cache blocks to
be frequently replaced without providing adequate read
services which in turn incurs significant write overhead
and undermines the read-friendly property of HRSC. On
the other hand, if NRth is too large, then the HRSC uti-
lization significantly decreases because only a few read-
intensive cache blocks are selected to be brought into
HRSC. Based on our experimental results, NRth equal
to 64 maximizes the HRSC utilization while incurring
an acceptable cache block replacement rate in HRSC.
The WC determines whether this block has been ac-
cessed by a write operation prior to the time that the
cache block has reached to NRth or not. If an LLC
line experiences any write operation while resident, it is
copied into LRSC upon a read hit on LLC, even if the RC
is saturated. Considering 7-bit per line of LLC imposes
an acceptable 7-bit/64 Bytes = 1.3% area overhead.
Assuming the HRSC is full, one of the lines is evicted
based on Least Recently Used (LRU) cache replacement
strategy. Nonetheless, it has been reported in Section 3
that 1.55% of the entire LLC space are IRRA blocks, from
which approximately half of them exclusively experience
read operation. This means HRSC size is required to be
in order of around 0.77% of the entire LLC size. For
example, the HRSC capacity can be less than 800KB to fit
all frequently read lines from an LLC with size of 96MB.
Thus, we utilized the saved area as a result of replacing
SRAM by LRSC in L2 to add facilities for HRSC-based
operation. This data arrangement scheme enhances the
cache service time because frequently exclusive-read
blocks are maintained in the upper-level of cache with
the lowest likelihood to be replaced by the‘ new cache
blocks.
The retention time of STT-RAM cells integrated into
LRSC design play a paramount role in determining the
energy consumption and performance of the overall L2
design. Thus, we have conducted a study to evaluate
the preferred retention time candidates which offer an
optimum refresh scheme for LRSC arrangement.
4.2 Refresh Scheme for LRSC
The retention time of STT-RAM cell design utilized in
LRSC architecture needs to be considered properly to
meet the following key design issues:
1) data stability during read operation: The data retention
time should be sufficient to retain the stability of data
while cache lines are accessed during read operations,
otherwise the unstable data is sensed via sense am-
plifier, which in turn may cause the corrupted data
to be provided to the CPU. Even though the sensing
resolution and reliability of sense amplifiers employed
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in STT-RAM cache designs influence the accuracy of
the sensed data [26] [27], other characteristics such as
resiliency to process variation [28], performance and
power consumption [29], also play paramount roles for
determining the preferred sense amplifier candidate.
2) competitive performance delivery compared to SRAM-
based L2 design: The employment of high retention STT-
RAM cells in the cache design requires a long write pulse
for write operation which results in performance degra-
dation. This phenomenon becomes common in write-
intensive applications. The retention relaxation of STT-
RAM can significantly improve switching performance
by reducing the data retention time, which in turn causes
reduced write latency.
3) cache block accessibility: To stabilize the data stored
in a retention-relaxed cache line, the refresh operation
re-writes the cache line which has reached the end of
its lifespan. However, if the interval between refreshes
is considered to be short, the performance of the system
may significantly decrease because the cache block for
normal read and write operations is not available dur-
ing its refresh cycle. In addition, increasing the refresh
ratio would undermine the STT-RAM cell’s endurance,
which is on the order of 1012 [30] [31]. Thus, the refresh
interval should be optimized to reduce the conflict ratio
to these cache blocks while incurring insignificant refresh
overhead.
To find the optimum data retention time which ad-
dresses all aforementioned challenges, a new metric
called Data Stability Interval (DSI) is defined for each
cache block. DSI is the maximum interval between a
write and the final subsequent read operation before
the cache block can be accessed by a write or eviction
operation. For instance, Fig. 6 shows the entire lifetime
of a cache block which has been accessed by multiple
read and write memory operations over time. Since the
interval A begins with a write operation and followed by
two read operations, it has the potential to be considered
as DSI. The data unstability in the interval B does not
impact on the processing data in CPU because the data
will be over-written during this period. In addition,
W
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Fig. 6. DSI equals to the sequence C which is largest
interval between a write and the final subsequent read
operation.
accessing the cache line by a write operation is similar to
refreshing that cache line which guarantees the stability
of data up to the end of its lifespan. In interval C, the
write operation is followed by three read accesses. The
interval C exhibits longer period compared to interval A.
Thus, the interval C is considered as DSI for this cache
block. The ideal data retention time for LRSC design can
be defined as follows:
Ideal Retention TimeLRSC = Max(DSI0, DSI1, ..., DSIn) (1)
where n is the number of cache blocks. The refresh
operation can be completely eliminated for LRSC design
with ideal data retention time because the data is stable
over the entire concerned period of the cache blocks.
Fig. 7 shows the ideal data retention time obtained
from Eq. 1 for both emerging read-intensive and write-
intensive workloads selected from PARSEC benchmark
suite. Typically, the ideal data retention time for read-
intensive workloads is protracted to satisfy the exhaus-
tive read accesses while lengthy read-read sequences are
repeatedly taken place. On the other hand, the write-
intensive workloads dictate extensive write operations
to the cache lines, which intrinsically leads to refreshing
accessed cache lines and reduced DSI. Thus, not all cache
lines need to be designed ideally for read-intensive and
write-intensive workloads because of the non-uniform
access behavior to the cache lines. Furthermore, the pro-
gram runtime behavior is often non-deterministic when
running a set of multi-threaded workloads on a mul-
tiprocessor architecture which utilizes different branch
prediction techniques for performance improvement and
avoids unnecessary instruction execution. To clarify this
issue, we have conducted an extensive application-
driven study to classify DSI distribution over time and
to find the optimum data retention time by taking the
energy consumption and IPC of different LRSC designs
into account.
Fig. 8 illustrates the DSI distribution for four selected
workloads. The overall simulation period is divided into
five periods and the cache lines are partitioned based on
their DSI dispersion. Each bar in the plot depicts what
percentage of cache lines with calculated DSI are fall
into which simulation period. For instance, less than 5%
of all cache lines in facesim need to retain data longer
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than 19.2ms, while this quantity goes up to 24.28% for
blackscholes workload. Based on the non-uniformity of
DSI distribution in different benchmarks, we identify
three classes:
1) Unimodal DSI Distribution: A considerable portion
of cache lines exhibit short DSI distribution for facesim
and dedup benchmarks, which result in their DSI often
falling into the smallest expected period that cache line
must preserve data. These benchmarks require relatively
narrow window retention time whereby cache lines are
accessed by regular write operations.
2) Bimodal DSI Distribution: In this distribution, cache
lines are often partitioned into two groups. The first
group has short DSI while the DSI of the second group
often resides in long-lasting DSI category. The canneal
demonstrates a bimodal DSI distribution among differ-
ent cache lines in which around 41% of cache lines
require data retention time less than 2.4ms while this
ratio goes up to 57% for cache lines with DSI more than
9.6ms.
3) Symmetric DSI Distribution: The cache lines’ DSI are
uniformly distributed in each DSI category over simu-
lation periods. The benchmark blackscholes has approxi-
mately symmetric DSI distribution unlike the behavior
of aforementioned benchmarks.
Fig. 9 shows the total cache lines distribution with
different DSI, where the majority of cache lines (on
average 70.3%) require data retention time less than
2.4ms. On the other hand, around 18% of cache lines
need long-lasting retention time more than 19.2ms to
meet data stability purpose during read operation.
To find the sufficient data retention time that accom-
modates provision for the above three classes while
miniaturizing conflict with normal memory accesses and
TABLE 1
STT-RAM cell retention time configurations for LRSC
design.
Configuration Design 1 Design 2 Design 3
Retention Time 140ms 10ms 1ms
Write Latency @3GHz 12 cycles 7 cycles 6 cycles
delivering high performance, we selected three different
STT-RAM cell’s retention time for comparison in terms of
incurred energy consumption and offered performance
as listed in Table 1. Design 1 complies with the demands
of both bimodal and symmetric DSI distributions to pro-
vide data retention time as high as ideal approach for
cache lines with DSI more than 19.2ms. Design 3 offers
a reduced retention time in favor of workloads with
unimodal DSI distribution to promote write performance.
Design 2 has been considered as an intermediary to
satisfy both groups of cache lines claiming either long
or short DSI while also targeting cache lines having
middle retention time. The reduced data′s lifespan stored
in Design 2 and Design 3 require a refresh mechanism
to prevent data loss. Therefore, the proposed refresh
scheme in [22] is considered to sequentially refresh all
cache blocks. We have included the energy contributions
from peripheral circuits and energy consumption due
to refresh mechanism in our simulation results. The
detailed scheme for adjusting the retention time of the
STT-RAM cell is elaborated in Section 4.3.
The energy consumption and IPC comparison for the
above three designs are shown in Fig. 10 and Fig. 11,
respectively. The relatively high retention time of Design
1 comes at the expense of high write current and slow
write speed while completely eliminating the energy dis-
sipation and memory access conflict induced by periodic
refresh operation. Design 2 leverages the small write
current realized by lowering retention time to diminish
dynamic energy consumption and to improve write
performance. Although it is expected to observe decent
improvement in both criteria compared to previous de-
sign, the results show slight gain. The main reason is that
the extra write operations associated with periodically
refreshing cache lines incur additional energy dissipation
while the conflict between refresh operations and normal
memory accesses is trivial. The augmented number of
refreshes for Design 3 would undermine the benefits
of volatile STT-RAM with 1ms retention time whereby
the conflict ratio among refresh operations and normal
read/write accesses significantly increases besides ad-
vancing the write speed. Thus, since the Design 2 offers
lowest energy consumption and highest IPC among
three designs, we selected it as the basis for our LRSC
design. Design 2 benefits from reduced retention time to
improve energy consumption and delivers competitive
write performance, while the negative impact of its
refresh operations is amortized. Design 2 reduces energy
consumption by 57.09% on average compared to Design
3 and enhances the overall IPC slightly in comparison
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with Design 1. These experimental results confirm the
conducted study in [8].
4.3 Retention Relaxation in LRSC Design
STT-RAM write performance improvement relates to
the optimization of retention time [8] [22]. STT-RAM
is usually considered as non-volatile technology, while
its non-volatile characteristics can be relaxed to obtain
better write performance. The retention time of STT-
RAM, which is the period that STT-RAM can retain data
until a bit-flip occurs, can be modeled as [15]:
t = t1 × e∆ (2)
where t is the retention time, t1 is is fitting constant, and
∆ is thermal barrier that determines the stability of STT-
RAM. The retention time of STT-RAM can be reduced
exponentially by using the thermal barrier reduction
whereby ∆ can be characterized using [32]:
∆ ≈ MsHkV
T
(3)
where Ms is the saturation magnetization, Hk is the in-
plane anisotropy field, V is the volume of free layer, and
T is the absolute temperature in Kelvin.
It has been demonstrated in [32] that there are two
STT-RAM switching modes: 1) Thermal Activation (TA)
region, where Iwrite is less than critical write current (Ic)
and 2) Precessional Switching (PS) region, where Iwrite
is greater than Ic. In PS mode, the write pulse width
reduction incurs the rapid increase of write current. Ac-
cordingly, some particular write pulse width can deliver
optimal STT-RAM write energy. The focus of this paper
is on overall write latency and energy optimization in
L2 structure design. Thus, herein we adjust ∆ in Eq.
4 to 1) calibrate the STT-RAM write speed such that
it is comparable with SRAM, 2) find the optimal write
current for shorter write pulse width which can still
provide required write energy needed for switching in
the PS region. The switching duration can be calculated
as follows [33]:
1
τ1
=
[ 2
(C + ln(pi2∆))
] µBP
em(1 + P 2)
(Iwrite − Ic) (4)
where τ1 is the switching mean duration, C = 0.577 is
Euler′s constant, µB is the Bohr magneton constant, P
is the tunneling spin polarization of the ferromagnetic
layers, e is is the magnitude of the electron charge, m is
the free layer magnetic moment, and Ic is critical write
current computed as below:
Ic = 2α
γe
µBg
E (5)
where α is Gilbert damping coefficient, γ is the Gyro-
magnetic constant, g is the spin polarization efficiency
factor and E is the barrier energy [32].
RRAP utilizes two distinct memory arrays to pro-
vide categories of retention times matching the required
memory reference characteristics as depicted in Fig. 12.
In our study, STT-RAM with a ten year retention time
and high ∆ is considered as the baseline. The volatile
STT-RAM with lower ∆ offers retention time of 10ms.
As shown in Fig. 12, two operating points HRSC (10ns,
90µA) and LRSC (2ns, 79µA) are selected. Based on the
RRAP methodology, LRSC requires to be operated with
low retention time while high retention time STT-RAM is
needed for HRSC design. In order to reduce thermal bar-
rier to achieve a low retention STT-RAM cell, we utilized
the previous methodology proposed in previous works
[8] [22] in which the planar area and thickness of STT-
RAM is reduced resulting in exponentially reducing the
retention time and required write current for switching.
The write current, write pulse width, and the cell size
associated to each point are integrated into NVSim [34]
to obtain energy consumption and latency factors. The
detailed device characterization of L2 cache structure are
listed in Table 2.
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Fig. 10. Energy breakdown comparison among three LRSC configurations normalized to Design 1.
Fig. 12. Write current vs. write pulse width for LRSC and
HRSC.
5 EXPERIMENTAL EVALUATION
5.1 Simulator Configuration
We evaluate our design using MARSSx86 [35] with PAR-
SEC 2.1 applications. We model a Chip Multi-Processor
(CMP) with eight single-threaded x86 cores. Each core
consists of private L1, LHRSC L2 (LRSC and HRSC)
and the LLC shared among all the cores. The detail of
our model can be found in Table 3. Twelve applications
from the PARSEC suite are selected and executed 500
million instructions starting at the Region Of Interest
(ROI) after warming up the cache for 5 million instruc-
tions. The simsmall input sets are used for all PARSEC
applications. The latency and energy usage associated
with read and write operations for SRAM and STT-RAM
cache accesses are provided by NVSim while DESTINY
[36] is used to model eDRAM model. This is because
NVSim model of eDRAM is incomplete and has not been
validated. In addition, the energy contributions from
peripheral circuits are also included in our simulation.
5.2 Energy Usage Comparison
The detailed characteristics of considered technologies to
be integrated into L2 design are listed in Table 2. In order
to evaluate the energy benefit of RRAP, we compare the
energy breakdown of RRAP with 512KB SRAM-based
L2, 1MB eDRAM-based L2 and regular 1MB STT-RAM
with long retention time. Note here RRAP consists of
512KB LRSC (Design 2 in Section 4.2) and 512KB HRSC.
The write operations in HRSC and regular STT-RAM
impose long write latency because high energy write
pulse is required to retain the data for a longer time
compared to two other technologies. On the other hand,
the data′s lifespan stored in LRSC is 10ms, which makes
it necessary to employ a refresh mechanism to pre-
vent data loss. Therefore, a low-overhead refreshing
scheme introduced by [22] is deployed here in which
all cache blocks are refreshed sequentially. Consequently,
as shown in Fig. 13, the consumed dynamic energy
of RRAP approach is slightly higher than the dynamic
energy consumed by SRAM-based L2, but it is still
significantly less than dynamic energy consumption of
eDRAM which demands exhaustive refresh operation
every 40us [15] [37]. Note that the high energy required
for write operation in HRSC has negligible effect on the
overall dynamic energy consumption of RRAP because
the cache blocks are brought into HRSC once and are
accessed by read operations for the rest of execution
time. Moreover, the high write energy and large memory
cell size in regular STT-RAM incur higher dynamic
energy consumption in comparison with RRAP. With
RRAP, 97.6% of dynamic energy is reduced compared to
eDRAM-based L2 design on average. Fig. 14 compares
the leakage energy consumption for aforementioned
TABLE 2
Detailed characteristics of private L2 cache bank
configuration (32nm, temperature=350K)
L2 Cache Area RL WL RE WE LP
Technology (mm2) (ns) (ns) (nJ) (nJ) (mW )
512KB 1.410 1.277 1.277 0.293 0.293 1753.444
SRAM
1MB eDRAM 0.745 1.072 1.022 0.289 0.424 337.329
1MB STT-RAM 0.526 1.340 10.218 0.280 0.654 212.022
512KB LRSC 0.243 1.260 2.153 0.233 0.269 104.797
512KB HRSC 0.357 1.261 10.153 0.233 0.601 114.915
RL: Read Latency, WL: Write Latency, RE: Read Energy,
WE: Write Energy, LP: Leakage Power
9TABLE 3
Memory subsystem
Processor 3GHz processor Fetch/Exec/Commit width 4
Private L1-I/D SRAM, 32 KB, 8-way set assoc., WB cache
Private L2 Conf. 8-way set assoc., WB cache
Shared L3 eDRAM, 96 MB, 16-way set assoc.,
16 bank, WB cache
Main memory 8 GB, 1 channel, 4 ranks/channel, 8 bank/rank
designs. The regular STT-RAM and RRAP offer the
least leakage energy compared to SRAM and eDRAM-
based L2 because STT-RAM is highly persistent against
leakage. On the other hand, SRAM consumes relatively
higher leakage energy than other designs.
5.3 Read Miss Ratio Comparison
In light of RRAP, the read miss ratio of L2 is signifi-
cantly decreased as illustrated in Fig. 15. RRAP enhances
the read miss ratio of the SRAM-based L2 design by
51.39% on average (geometric mean). The experimental
results show that the read-intensive workloads, such as
blackscholes, bodytrack and streamcluster, leverage the full
potential of RRAP to further diminish the read miss ratio
compared to eDRAM-based and regular STT-RAM L2
designs. One of the main reasons that RRAP can achieve
the reduced miss ratio is the provided extra cache ca-
pacity due to deploying STT-RAM instead of SRAM.
The other reason is the capability of RRAP approach for
bringing frequently exclusive read accessed blocks from
LLC to HRSC in upper-level of cache while guaranteeing
the cache blocks reside for a large window of execution
time.
5.4 Read Service Time Comparison
Herein, the elapsed time to service a read request by
the processor is referred to Read Service Time (RST).
To estimate the RST for the entire system, we have
considered the amount of read hits and misses in all
three levels of cache while also taking the trip latency
for transferring a cache block from lower-level to upper-
level of cache into account. The SRAM-based L2 design
offers the longest RST compared to other designs as
shown in Fig. 16. The reason is primarily because of its
small L2 capacity while using area-inefficient SRAM cells
for integrating into L2 structure.
On the other hand, the designs which utilize eDRAM
and regular STT-RAM in L2 offer nearly comparable RST
compared to RRAP technique. The main reason is that
the service time to bring a data block from main memory
to LLC contributes the most to the overall RST. This
negatively impacts on the efficiency of RRAP which de-
creases the read miss ratio in L2. Another reason is that
all three techniques leverage double-sized cache capacity
for L2 in comparison with SRAM-based design to satisfy
the high demand for maintaining read-intensive cache
blocks. Nonetheless, compared to eDRAM and regular
STT-RAM designs, RRAP provides 60.4% and 1.3% on
average less RST for the read requests from L2 and the
total read requests, respectively.
5.5 Performance Comparison
Besides the read miss ratio and RST comparison, we
also consider IPC to compare the overall performance.
Fig. 17 illustrates the IPC of the systems where eDRAM-
based L2, regular STT-RAM and RRAP exhibit greater
performance compared to SRAM-based L2 design. RRAP
achieves better performance due to the reduced miss ra-
tio in comparison with eDRAM-based and regular STT-
RAM designs. The results show that eDRAM-based L2
and regular STT-RAM designs offer nearly identical per-
formance. The main reason for performance degradation
in regular STT-RAM is its high write latency compared
to the same operations’ latency in eDRAM-based L2 and
LRSC designs. The cache blocks in HRSC are accessed by
write operation only one time while the remained mem-
ory accesses are read operations. Thus, the high write
latency in HRSC has negligible effect on performance
degradation of RRAP. In addition, RRAP leverages an
efficient retention-relaxed STT-RAM as LRSC to amor-
tize the incurred high latency associated with the write
operation in STT-RAM cells. The conflict between refresh
operations and normal read/write accesses are the major
source of performance degradation in eDRAM-based L2
design.
The results show that RRAP improves the system
performance by 11.7% on average (geometric mean)
compared to the SRAM-based L2, which is mostly due to
employing larger L2 cache capacity for managing cache
requests and bringing LLC frequently read blocks to high
retention L2 design.
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6 RELATED WORK
The hybrid cache design approaches have received
significant attention over past years. These techniques
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technologies.
leverage the benefits of utilized technologies to max-
imize the performance and minimize the energy con-
sumption. In [19], both SRAM and eDRAM technologies
are employed in the second-level cache to offer area
savings and reduced energy consumption while the
performance is increased by 5.9 percent on average. The
proposed LLC design leverages the fast SRAM device
to store the most likely referenced blocks in the future
while the high-dense and low-leakage eDRAM is uti-
lized to reduce the overall energy consumption [19]. In
other words, the larger SRAM banks can provide the
higher performance while the deployment of larger area-
efficient eDRAM requires lower energy for operation.
Thus, the ratio of utilizing these technologies in the LLC
has been optimized to provide the sufficient performance
and reduce energy consumption. However, this design
does not explicitly consider the critical load behavior.
The proposed work in [38] leverages the asymmetric
write power associated with storing ’ones’ and ’zeros’
to place data blocks having majority ’zero’ data into
STT-RAM while the remained data blocks are stored
in the SRAM. To deal with the change of majority
due to regular update operations, a two-bit counter
has been considered for each cache line to track the
status of the majority. To avoid write overhead associated
with the unnecessary migration, the migration policy
swap the data blocks according to the pace of majority-
data changes. This design can limit the performance
of multicore designs to the efficiency of the module
which determines the majority of the data. Namely, each
data block should be given to the dispatcher module
before placement in the LLC which incurs significant
overhead for memory-intensive applications and impose
significant pressure on the placement policy.
The proposed hybrid LLC design proposed in [3]
utilizes an intelligent adaptive data block placement by
taking each cache line future access pattern into con-
sideration. The write accesses are categorized into three
main classes: prefetch-write, core-write and demand-
write. Around 26% of all prefetch blocks are not ac-
cessed by the core after initial prefetch [39]. Furthermore,
the data blocks moved to the LLC due to cache burst
phenomenon are not accessed again until the eviction
occurs [39]. The data blocks with the aforementioned
characteristics are considered to be placed in the SRAM.
On the other hand, the data blocks which experience
long interval between consecutive reads are placed into
the STT-RAM to benefit from the low leakage power cost
of long-residency offered by non-volatile devices [39].
This design may incur prediction design overhead which
incurs extra energy consumption for tracking the access
pattern to each cache line and making the decision for
placement.
In [22], Low-Retention (LR) and High-Retention (HR)
STT-RAM arrays are utilized simultaneously to balance
the performance versus the energy consumption. To
accomplish this, the retention time of the STT-RAM is
relaxed for LR architecture to improve the write oper-
ation speed. On the other hand, the HR cache offers
the long-term residency of data block while incurring
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very small leakage power. Regarding to the features
that each cache design offers, the proposed method
manages the write-intensive cache blocks to be placed
into the LR cache in favor of performance, while the
read-intensive cache blocks are kept in the HR arrays to
meet the required power budget limits. Furthermore, the
migration policy is devised to transfer the data blocks
to the proper cache design by continuously monitoring
the access pattern to each cache line. Since the lifespan
of the cache lines in the LR arrays is limited to the
retention time which is deliberated at the design time,
a refresh mechanism is designed to periodically refresh
cache lines for preventing data loss. RRAP utilizes the
same refresh approach to maintain the stability of data
in LRSC design.
In [21], the similar idea is utilized in the LLC design
for GPU. The small-sized LR cache is employed to keep
the write-intensive data blocks by considering the fact
that the re-write interval time of blocks is typically lower
than 100µs. Again, the large HR arrays is considered
to maintain the less-frequently written data blocks [21].
The proposed technique uses a write threshold on HR to
determine whether to keep the data in HR or move it to
the LR. To achieve this goal, the correlation between the
threshold value and the performance has been accurately
analyzed, and the optimum value has been selected as
the threshold value. In addition, different degrees of
associativity are considered for LR and HR designs to
maximize the write utilization in LR and to improve the
data migration policy. The taxonomy of the discussed
techniques are presented in Fig. 18.
Techniques for Improving the Energy 
Consumption & Capacity of Cache Hierarchy
Hybrid LLC Design
[Valero et al. 2015]
[Imani et al. 2016]
[Wang et al. 2014]
NVM-based LLC Design
[Sun et al. 2011]
[Samavatian et al. 2014]
Hybrid L2 Design
RRAP
Fig. 18. Taxonomy of techniques utilizing the emergent
technologies for improving the performance and energy
consumption. Approaches using eDRAM highlighted in
bold face font.
7 CONCLUSIONS
In conclusion, RRAP retains the on-chip cache utilization
close to the requesting cores for data locality maxi-
mization and lower memory access latency while taking
into account the energy consumption and performance
speed-up. HRSC design leverages the non-volatility of
STT-RAM to store IRRA cache blocks, which in turn pro-
vides long-term residency of data without demanding
extra energy to maintain the data stability. For LRSC
design, we conducted an extensive exploration to find
the preferred configuration in terms of energy consump-
tion and performance. Accordingly, the write latency
of LRSC is relaxed to maintain the cache utilization as
high as SRAM attains. Our experimental results show
that RRAP can reduce the overall energy consumption
and read miss ratio significantly, and read service time
slightly within a comparable footprint to SRAM-based
L2 designs.
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